Abstract-Car black boxes operate mostly in sleep mode, which requires high efficiency for light load. We propose two schemes to improve light load efficiency of the 3-level buck converter proposed by Reusch. The first scheme is to adopt constant ON-time control with DCM for light load. The second scheme is to shut down the gate drivers for the two bottom MOSFETs allowing Schottky diodes in parallel to conduct the inductor current, in the very light load condition. The proposed converter is prototyped using off-the-shelf components. The efficiency of the proposed 3-level buck converter ranges from 82% to 95% at 100 mW and 5 W, respectively.
I. INTRODUCTION
The National Highway Traffic Safety Administration mandated car manufacturers to install event data recorders in all US cars in 2014 [1] . Event data recorders, or car black boxes, intend to record video as well as data such as speed during accidents. Car black boxes with video operate mostly in idle while waiting for detection of any movement. Upon detection of a possible movement, it wakes up and starts to record video. Since a car black box is mostly in sleep mode and powered by the car battery, high efficiency is important for light load, especially when the engine is turned off. Twostage buck converters are generally used for car black boxes to step-down the battery voltage. The first stage buck converter steps down the car battery voltage of 12 V to a regulated 5 V bus voltage for USB hosts and a camera. The second stage steps down the 5 V bus voltage to various lower voltages. This paper presents a buck converter intended for the first stage of car black boxes.
A MOSFET with a lower breakdown voltage has more desirable characteristics such as lower R DSon and gate charge. The breakdown voltage required for the MOSFETs in a synchronous buck converter is at least two times the input voltage. Hence, the minimum break down voltage of the first stage buck converter for car black boxes is about 28 V for a typical 2-level synchronous buck converter. Note that a car battery voltage could be as high as 14 V when the engine is on. The breakdown voltage of a 3-level buck converter, such as the one proposed by Reusch et al., is half that of a 2-level converter [2] . Reusch et al. adopted a constant frequency control method to achieve high efficiency for heavy load at the cost of light load efficiency [2] . We propose to adopt a constant ON-time (COT) control scheme combined with DCM to improve the light load efficiency for the buck converter at the first stage of car black boxes.
The organization of the paper is as follows. Section II reviews operation of a 3-level buck converter, different operation modes of buck converters, and a shortcoming of an existing 3-level buck converter design. Section III introduces design requirements of the proposed 3-level buck converter, controller design and operation, and component selection. Section IV presents measured results of the proposed converter including the efficiency and transient performance. Section V concludes the paper.
II. PRELIMINARIES
This section reviews a 3-level buck converter presented in [2] , which was proposed for point-of-load and voltage regulation applications.
A. Operation of a 3-level buck converter
A schematic and timing diagram of a 3-level buck converter is shown in Fig. 1 [2] . The topology has two additional MOSFETs and one additional capacitor when compared with the traditional 2-level synchronous buck converter. The additional capacitor, called a flying capacitor, floats between two nodes. The flying capacitor voltage is balanced at one-half the input voltage V in by switching Q1 and Q2 180 out of phase from one another and using valley current mode control [2] . 978-1-4673-7151-3/15/$31.00 ©2015 IEEE
The four operation phases of the 3-level buck converter are shown in Fig. 2 . During Phase 1, Q1 and Q3 are turned on. The input source charges the flying capacitor, the inductor, the output capacitor and also supplies current to the load. In Phase 2, Q3 and Q4 are on allowing the inductor to discharge and supply the load. In Phase 3, Q2 and Q4 are on enabling the flying capacitor to act as the source to charge the inductor, output capacitor, and to supply the load. Phase 4 is the same as Phase 2. Because there is a "source" (i.e., the input voltage or flying capacitor) connected to the load twice within one switching period, the frequency of the output voltage ripple is double the switching frequency. Hence, the required inductance and output capacitance is reduced. Fig. 2 . Four operation phases of the 3-level buck converter. Fig. 3 illustrates how the flying capacitor voltage is naturally balanced to 0.5V in by valley current mode control. It should be noted that the error voltage derived from the target output voltage sets the minimum inductor current threshold for valley current mode control. Consider Phase 3, in which Q1 is off and Q2 is on, as shown in Fig. 2 (c) . The node voltage V SW in Fig. 1 is equal to the flying capacitor voltage during Phase 3. Suppose the flying capacitor voltage is greater than 0.5V in . This implies that V SW is also greater than 0.5V in during Phase 3 as shown in Fig. 3 . The flying capacitor charges the inductor with higher charging current in Phase 3 due to a higher flying capacitor voltage. The inductor is then discharged in Phase 4 for a fixed period of time based on the next top gate signal. It can be seen that the charging and discharging of the inductor is not balanced without valley current mode control.
The inductor current begins to balance when valley current mode control is introduced in the unshaded portion of Fig. 3 . This inherently balances the flying capacitor voltage to 0.5V in . The unshaded portion of Fig. 3 starts in Phase 3 where the inductor is charged by the flying capacitor with a voltage higher than 0.5V in . This causes the inductor current to charge at a faster rate reaching a higher level of stored energy. Phase 4 begins when the inductor current starts to discharge. Phase 4 lasts until the inductor current reaches the valley threshold which allows the inductor to discharge for a longer period of time than the unbalanced case. This is because the next top gate signal is being dynamically changed based on the inductor current information. Phase 1 begins by charging the inductor with less than 0.5V in which results in the inductor and flying capacitor charging to a lower peak value than the previous instance of Phase 3. Phase 2 then begins and lasts until the inductor current reaches the valley threshold. Phase 3 then begins again but with a voltage level closer to 0.5V in . This process continues until the inductor current balances which in turn balances the flying capacitor at 0.5V in .
B. Different modes of operation
Two different inductor current operation modes for a DC/DC converter are CCM (continuous conduction mode) and DCM (discontinuous conduction mode). CCM operation refers to a power converter whose inductor current is always flowing in either the positive or negative direction during one switching period. Conversely, DCM operation refers to a power converter whose inductor current only flows in the positive direction and stops flowing when it touches zero. Typically, DCM operation offers higher efficiency for light load due to less loss.
Pulse width modulation (PWM) and pulse frequency modulation (PFM) are the two primary switching modes of operation to adjust the conversion ratio of the converter. PWM, or constant frequency control, adjusts the on time of the top MOSFET under a constant switching period. PFM (e.g. constant ON-time) adjusts the pulse frequency while maintaining a fixed top MOSFET ON-time. The advantage of PFM over PWM is improvement in light load efficiency. A drawback for PFM is the electromagnetic interference (EMI) due to the variable switching frequency. Utilizing DCM and COT control can improve light load efficiency substantially through reduction of conduction and switching loss when compared against PWM and CCM.
C. Shortcoming of an existing 3-level buck converter
The 3-level buck converter presented in [2] intends to increase heavy load efficiency by adopting PWM and CCM operation. Fig. 4 shows the converter efficiency versus load for the 3-level buck converter. The efficiency of the 3-level buck converter is better than a traditional buck converter, for most of the load range. Car black boxes operate mostly under light load. Hence, COT control with DCM offers higher efficiency under light load than PWM CCM, which leads to further investigation for use with a 3-level buck converter.
III. PROPOSED 3-LEVEL BUCK CONVERTER
We present two control schemes to improve light load efficiency of the 3-level buck converter presented in [2] for the target application of car black boxes. The first scheme is to adopt constant ON-time control with DCM for light load. The second one is to disable the bottom two MOSFETs for very light load.
A. Design Requirement
The input voltage of car black boxes normally ranges from 12 to 14 V depending upon whether the car engine is on or off. The output voltage of the first stage should be regulated at 5 V with a voltage ripple of less than 30 mV. The maximum load of the converter is 1 A or 5W.
B. Controller Design
The proposed controller adopts COT valley current mode control, which balances the flying capacitor voltage as illustrated in Fig. 3 . A commercial chip implements the COT valley current mode control, which triggers the gate drivers when the inductor current touches the valley current threshold [4] . As the load changes, the threshold value is adjusted dynamically based on the output voltage error. The controller also serves as the compensation network, which helps to improve the transient response as well as keep the converter stable. The bottom gate signal BG from the COT controller is passed through a delay element (which is implemented with an AND gate) to delay the signal, so that it does not overlap with the top gate signal. This is important because the gate drivers operate independently and do not have any built in dead time. Dead time is important to prevent shoot-through, which causes a significant decrease in efficiency. The delayed bottom gate signal is then ORed with the driving signals for Q1 and Q2. The driving signal for Q3 is the OR of Q1 and the bottom gate signal, while the driving signal for Q4 is the OR of Q2 and the bottom gate signal.
The current sense amplifier LT6105 followed by a comparator intend to shut down the gate drivers for Q3 and Q4 under very light load (to be explained in the following section). The current sense amplifier senses the load current through the voltage across the current sense resistor. The load current, filtered by an RC low-pass filter, is passed to the comparator. The comparator shuts down the two gate drivers for Q3 and Q4 when the load current is below a preset threshold value. The power to the gate drivers is disabled by turning off a P-MOS switch in series between the power supply and the Vcc pins. This reduces the overall loss of the 3-level buck converter under very light load.
The current sense amplifier and the comparator chips were selected primarily based on their power consumption. These chips operate throughout the entire load range, but only help improve the efficiency when the load current becomes very small. Therefore, speed is not important because the converter still operates correctly regardless of how fast the devices respond. 
C. Operation of the Controller
The converter operates in three different modes depending on the load condition: heavy, light, and very light load. Heavy load causes the device to operate under CCM, while light load and very light operate under DCM. The gate drivers for Q3 and Q4 are shut down under very light load.
When the load current is above 330 mA, the 3-level buck converter is operating under the heavy load condition in CCM. Fig. 7 shows a timing diagram of each gate driver signal under the heavy load case. Note that the inductor current is always above zero for heavy load.
When the load current is between 12 mA and 330 mA, the converter is utilizing DCM in the light load mode, which is explained next. The inductor current starts to discharge in Phase 2. (Refer Fig. 2 b) . When the current reaches zero, the controller turns off the bottom two MOSFETs, Q3 and Q4, to prevent the inductor current from flowing in the reverse direction. The controller keeps Q3 and Q4 off for the rest of Phase 2 until the output voltage droops below a set threshold voltage within the controller. The next ON-time signal is then generated and the converter transitions to Phase 3. After the ON-time has elapsed, Phase 4 begins. When the current touches zero again, the converter operates in the same manner as Phase 2. Fig. 8 shows a timing diagram of the gate driver outputs under light load. Note that Q3 and Q4 are turned off when the inductor is zero. The DCM operation allows the switching frequency to decrease and reduce the conduction loss, switching loss and gate driver loss, which leads to higher efficiency. It should be noted that the gate drivers for Q3 and Q4 are not indefinitely shut down in light mode.
When the load current falls below 12 mA, the operation mode is considered to be very light load. During this mode, the gate drivers for Q3 and Q4 are indefinitely shut down. Schottky diodes, shown in Fig. 2 , are connected in parallel with MOSFETs Q3 and Q4 to conduct the inductor current in the forward direction, but prevent it from flowing in the reverse direction [4] . Fig. 9 shows a timing diagram of the gate drivers under very light load. Note that gate signals for Q3 and Q4 are turned off for all operation phases.
D. Component Values and Selection
The inductance necessary for a 3-level buck converter is shown below [5] .
where V in is the input voltage, D is V o /V in , the ripple current i Lpk-pk is set to 66% of the maximum load current I oMAX , and f S is the switching frequency. L is obtained as 3.3 μH for the proposed converter based on the input voltage of 12 V, f S = 200 kHz, and I oMAX = 1 A. The required inductance for a 3-level buck converter is reduced significantly due to the output ripple frequency being twice the switching frequency. The required inductance value becomes maximum at a duty cycle of 0.25, in which the amount of time a source is disconnected from the load is longest. The required inductance is zero for the duty cycle of 0.5 because a power source is always connected to the load.
The output ripple frequency is double for a 3-level buck converter because a source is connected to the load two times within each switching period. Thus, the required output capacitance in CCM is reduced by one half of a two-level buck converter, as shown below [6] .
C is obtained as 6.8 μF for the proposed converter. Then, the capacitance value was tuned using a SPICE simulator to ensure that the peak to peak voltage ripple lies within the 30 mV specification in DCM. A best fit capacitance is obtained as C = 120 μF. The large capacitance is necessary to keep the output voltage ripple within specification even when the switching frequency is reduced to its minimum of 5 kHz in DCM. The flying capacitor value is obtained based on the maximum duty cycle, maximum load, and maximum allowable ripple voltage. The capacitance is obtained as follows [6] .
where V CflyPK-PK is the flying capacitor's maximum peak to peak voltage ripple of 75 mV for our design and D = 0.416. C fly is obtained as 28.2 μF with the value of 30 μF being used for the proposed controller. Three 10 μF ceramic capacitors were used in parallel to reduce the overall ESR and ripple current of each capacitor.
The MOSFETs should have a breakdown voltage of 14 V and be able to handle 2 A of current. Candidate MOSFETs with the lowest figure of merit (FOM) were selected [7] .
where Q g is total gate charge and R DSon is the on resistance of the MOSFET. Table 1 shows the candidate MOSFETs considered for the proposed converter, and CSD16301Q2 from Texas Instruments is chosen for the proposed converter due to the lowest Q g among the candidates. 
IV. EXPIREMENTAL RESULTS

A. Prototype and Efficiency
The proposed converter was prototyped with off-the-shelf components and is shown in Fig. 10 . Five major blocks including the power stage, gate signal drivers, and COT controller are annotated in the figure. The overall efficiency and power dissipation of major parts were measured using the prototype.
The measured efficiency of the converter over the load current range from 10 mA to 1650 mA is shown in Fig. 11 . Within the load range of concern from 20 mA to 1000 mA, which is highlighted in red and blue, the converter achieves the maximum efficiency of 95% at the full load value of 1000 mA (or 5 W) and a minimum efficiency of 82% at the light load value of 20 mA. The efficiency decreases as the load current reduces which is expected as power consumption of the gate drivers and controller do not scale down linearly.
The proposed converter shuts down the gate drivers of Q3 and Q4 during very light load, and MOSFETs Q3 and Q4 are effectively replaced by two Schottky diodes, denoted as the "two diode" configuration in Fig. 12 . It is also possible to replace only one MOSFET, such as MOSFET Q4, which is denoted as "one diode" configuration. When no MOSFET is replaced by a diode (e.g. the light load case), it is called "zero diode" configuration. Fig. 12 compares the efficiency of the three configurations. The one-diode and two-diode configurations achieve higher efficiency over the zero-diode configuration below a load current of 12 mA, and the difference increases as the load current decreases. The difference in efficiency between one-diode and two-diode configurations is small at about 1 -2%. The zero-diode configuration achieves higher efficiency when the load current is above 12 mA. Hence, the switching point between light load and very light mode is set to 12 mA for the proposed converter. Fig. 13 shows the loss breakdown of major components at two different load currents, 100 mA and 500 mA. The total power loss is 55 mW under the load current of 100 mA and 158 mW under the load current of 500 mA. The four gate drivers consume 13.4 mW (24%) while the COT controller consumes 2.8 mW (5%) for the light load of 100 mA. When the load current increases to 500 mA, the power consumption of the gate drivers increases to 34.2 mW, but its percentage is reduced to 21.7%. In contrast, the power dissipation of the controller remains the same 2.8 mW with the reduced loss percentage being 1.8%.
B. Operation in Heavy and Light Load Conditions and Load Transient Performance
The heavy load for the converter ranges from 330 mA to 1000 mA, in which the converter operates in CCM. The switching frequency remains the same in CCM as the load current varies. Fig. 14 shows that the switching frequency remains constant at 208 kHz as the load increases in CCM. Fig. 15 shows the output voltage ripple at 1000 mA in which the frequency is 416 kHz and the peak to peak voltage ripple is 20 mV. It should be noted that the output voltage ripple frequency is two times the switching frequency.
The light load of the converter ranges from 12 mA to 330 mA, in which the converter operates in DCM. The switching frequency of the converter reduces as the load current decreases in DCM. Fig. 16 shows the switching frequency change as the load changes in DCM. The switching frequency is 207 KHz at a load current of 350 mA in CCM, but reduces to 49 KHz at 100 mA in DCM, 11 KHz at 20 mA, and as low as 5.7 KHz at 10 mA. Fig. 17 shows the output voltage ripple at the load current of 10 mA, in which the ripple voltage lies within 30 mV to meet the specification. The ripple frequency is 11.2 KHz, which is about two times the switching frequency at 10 mA. It should be noted that light load incurs a larger output ripple than heavy load. Fig. 18 shows the transient response of the converter with a load step up. The load current changes from 100 mA to 500 mA in 68 μs. The middle graph (blue one) is the output voltage ripple, and there is no undershoot in the output voltage due to the slow load step up. The output voltage ripple is greater than 30 mV causing it to fail to meet the specification under the transient operation, which will be investigated further. The bottom graph (purple one) is the gate signal for Q1, which shows the switching frequency increases as the load increases. It was observed that the inductor current switches from DCM to CCM as the load current increases, which can be seen in the output voltage ripple. Fig. 19 shows the transient response of the converter with a load step down. The load current changes from 500 mA to 100 mA in 68 μs. There is no overshoot in the output voltage. The gate signal shows that the switching frequency decreases as the load decreases.
The transient responses demonstrate that the output voltage is stable and regulated properly with a varying load change.
C. Comparision with an Off-the-shelf converter
This section compares the proposed 3-level buck converter with a synchronous buck converter from Linear Technology, LTC3646, which has high light load efficiency owing to adoption of burst mode and integrated MOSFETs. LTC3646 is capable of handling a maximum input voltage of 40 V [11] ; therefore requiring each integrated MOSFET to have a higher breakdown voltage (~80 V) than that of the proposed converter. In addition, the components used to prototype the proposed converter are off-the-shelf and not optimized. Hence, it is difficult to make a fair comparison between the two converters, and the comparison should be used judiciously. Fig. 20 shows the efficiency curve for LTC3646. The efficiency under 12 V input ranges from 88% at 100 mW to 93% at 5 W, with the peak efficiency being 95% at 4 W [11]. The proposed 3-level buck achieves 90% efficiency at 500 mW compared to 88% for LTC3646. Both the proposed and LTC3646 converters have a similar trend in efficiency above 1.5 W. However, the proposed converter achieves lower efficiency than LTC3646 at light load. This is due to the power consumption of the gate drivers and the controller not scaling down linearly. It suggests that the proposed converter can be optimized to achieve higher efficiency for light load through a custom integrated circuit.
V. CONCLUSION
Car black boxes operate mostly in sleep mode, which requires high efficiency for light load. However, typical DC/DC converters optimized for heavy load often result in low efficiency for light load. The first stage buck converter of a car black box provides power to USB host, camera, and several other peripherals. The input voltage for the first stage converter is 12 V, and the output voltage is 5 V. The proposed buck converter is intended for use as the first stage converter of car black boxes, and the main design objective of the proposed converter is to improve light load efficiency.
A valley current mode controlled 3-level buck converter proposed by Reusch was adopted for the proposed converter [2] . The 3-level buck converter has two MOSFETs and one capacitor more than a conventional two-level synchronous buck converter. The 3-level buck converter presented in [2] intends to increase heavy load efficiency and adopts PWM in CCM operation. We proposed two schemes to improve light load efficiency. The first scheme is to adopt constant ON-time control with DCM for light load. As the load decreases, the switching frequency decreases to reduce switching and gate driving loss. The second scheme is to shut down the gate drivers for the two bottom MOSFETs in the very light load condition, while two Schottky diodes in parallel with the MOSFETs provide the inductor current path. This increases the efficiency through reduction in switching loss, gate driving loss, and gate driver power consumption despite the increase in Schottky diode conduction loss.
The proposed converter is prototyped using off-the-shelf components. The efficiency of the 3-level buck converter ranges from 82% to 95% at 100 mW and 5 W, respectively. The proposed converter achieves lower efficiency than a commercial off-the-shelf chip, LTC3646, at light load. This is due to the fact that power consumption of the gate drivers and the controller does not scale down linearly for the proposed converter. It suggests that the proposed converter can be optimized to achieve higher efficiency for light load through a custom integrated circuit.
